Effect of channel widths on negative shift of threshold voltage, including stress-induced hump phenomenon in InGaZnO thin-film transistors under high-gate and drain bias stress We investigated the degradation of indium-gallium-zinc-oxide (IGZO) thin-film transistors (TFTs) for various channel widths under high-gate and drain bias stress. The threshold voltage of IGZO TFT with wide-channel width (W > 100 lm) was significantly shifted. This included stress-induced hump-effect in a negative direction after the stress, whereas IGZO TFT with narrow-channel width (W < 100 lm) shifted in a positive direction. This phenomenon may be attributed to the hole trapping into the back-interface region. In order to enhance the reliability of IGZO TFTs, we developed and verified that the multiple-channel device showed better bias-temperature stability (DV TH : À0.1 V), whereas the single-channel device exhibited a À0.4 VDV TH shift. Recently, amorphous indium-gallium-zinc-oxide (IGZO) thin-film transistors (TFTs) with a high driving current and mobility have attracted a considerable interest for advanced displays, such as active matrix organic light emitting diode (AMOLED) displays. [1] [2] [3] [4] TFTs with high mobility, steep subthreshold swings are required for pixel transistors and peripheral circuit of AMOLED, as the resolution of display increases. 5 The electrical reliability of oxide TFTs is a critical issue when the TFT operates in high-current density driving conditions, as in the case of OLED displays. 6 When a high gate and drain bias stress are applied to the TFT, the heat generated by the high-current flow results in an accelerated degradation in the electrical characteristics of TFTs. 7 This result could lead to the variations of pixel brightness. Most previous works that refer to the stability of oxide TFT have focused mainly on gate-dependent biastemperature-or light-induced effects. [8] [9] [10] However, the degradation of oxide TFTs, especially high-density current operating stability, has rarely been reported.
The purpose of our work is to investigate the negative threshold voltage shift including stress-induced hump characteristic of IGZO TFTs with varying channel widths under high-gate and drain bias stress. The negative shift of threshold voltage is observed after high gate and drain voltage stress in TFTs with wide channel width (W > 100 lm), whereas the threshold voltage of TFTs with narrow channel width (W < 100 lm) shifted in a positive direction. This may be due to the holes trapping, which is generated by impact ionization, at the back-interface region between IGZO active layer and silicon oxide (passivation layer). Finally, we proposed and verified a multiple-channel device structure that improves the reliability of IGZO TFTs.
We fabricated inverted-staggered bottom-gate TFTs on quartz-glass substrates. First, a 150 nm thick chromium (Cr) gate electrode was deposited by e-beam evaporation, and gate oxide (SiO 2 , 300 nm thick) was deposited by inductively coupled plasma chemical vapor deposition (ICP-CVD), respectively. Then, a-IGZO thin-film (In:Ga:Zn ¼ 1:1:1) was deposited on the oxide layer at room temperature using a RF magnetron sputtering. The ITO source and drain (S/D) layer was formed using a lift-off process onto the IGZO active layer. The thickness of the a-IGZO and ITO layers were 45 and 500 nm, respectively. After forming the source/drain electrodes, the backside of the channel layer was passivated by a 200 nm thick SiO x passivation layer consists of a 2-step deposition grown at different substrate temperatures (150 C and 300 C). We used SiH 4 precursor gas diluted with helium and nitrous oxide (N 2 O) gas. The dimension of channel width varied from 10 to 500 lm. Prior to the measurements, the a-IGZO thin-films were annealed at 473 K for 2 h (in air).
In order to investigate the stability of IGZO TFTs under high gate and drain voltage stress, we applied a fixed gate and drain bias of V GS ¼ V DS ¼ 12 V for 5000 s at 30 C with a fixed gate length, L ¼ 22 lm. An Agilent B1500A semiconductor parameter analyzer was used to monitor all of electrical characteristics under dark conditions. The fabricated IGZO TFTs exhibited a relatively good electric characteristics with a saturation mobility of 28 cm 2 /Vs, subthreshold swing (s-swing) ¼ 0.35 V/dec. The saturation mobility (l sat ) was extracted from the square root of the saturation draincurrent (I DS ) versus the gate voltage V GS at V DS ¼ 10 V. 11 In IGZO TFT with channel width 10 lm, the threshold voltage measured at V DS ¼ 10 V; at first, it increased in a positive direction due to the generation of the trap state near the drain junction. As the channel width increased up to 100 lm, the threshold voltage decreased to negative direction so that it moves under the initial threshold voltage after 5000 s. After the bias stress, the threshold voltage of the IGZO TFTs with W ¼ 500 lm decreased by À2.67 V (at V DS ¼ 10 V) at 30 C, whereas that of the devices with W ¼ 10 lm increased by 1.49 V at 30 C as shown in Fig. 1 (channel length ¼ 22 lm) . It is well known that TFTs on a glass substrate suffer from thermal problems caused by the silicon-on-insulator (SOI) structure. 12 It has already been reported that the internal temperature in IGZO TFTs when the device operates in a high-saturation mode increases (under high gate and drain bias conditions). 13 These thermal problems caused by the SOI structure lead to anomalous operation temperatures up to 150 C for IGZO TFTs operating in high gate and drain bias condition. 13 Degradation is accelerated by the increase of the internal temperature in TFTs. 14 At first, the threshold voltage of IGZO TFTs with channel width 10 lm underwent a positive shift attributed to electron injection into gate insulator near the drain junction. By comparison, the negative shift of threshold voltage in IGZO TFTs became larger with significant degradation of the subthreshold region as the channel width increased under the high-gate and drain bias stress. The hump-effect in the subthreshold regime indicates that additional conduction paths created during bias stress. Moreover, these early turn-on behaviors of device after high gate and drain bias stress largely depend on the channel width of the device. The degradation of the s-swing value means that interface states generation occurs with simultaneous electron injection into gate oxide layer. To explain the causes of the negative shift of threshold voltage with deterioration of subthreshold region, we proposed a degradation mechanism, which is different from the edge-transistor induced, 15, 16 back-channel conduction induced, 17 and donorlike trap induced hump-effect with apparently less significance in wide channel width devices. 18 That could be explained that hole trapping at backinterface region and generation of electron trapping at front interface region simultaneously occur as shown in Fig. 2(a) . Electron and hole pair generation by impact ionization, which takes place near the drain junction, is closely proportional to the strong electric field and current density, 19, 20 The holes created near the drain junction by impact ionization migrated from drain to source junction along the back-interface region. Holes accumulated and became trapped at back-interface, near the source junction attributed to the lowest potential for holes. The trapping of holes was enhanced with increasing the channel width by current-induced heating effect. 13 To identify the position of positively trapped charges on the interface between the IGZO thin film and the silicon oxide in the IGZO TFTs, capacitance versus voltage (C-V) characteristics were measured before and after high gate and drain bias stress. Figs. 2(b) and 2(c) exhibits the C GD and C GS , respectively, before and after stress (V GS ¼ V DS ¼ 12 V) has been applied for 5000 s. As shown in Fig. 2(b) , the gateto-drain capacitance (C GD ) characteristic shifted in a negative direction and stretched out slightly. The gate-to-source capacitance (C GS ) characteristic of TFT significantly stretched out and shifted in a negative direction. The negative shift of capacitance value after the bias stress might be due to the hole trapping into the back-interface region. The stretched-out of curves means that the amount of holes trapped close to the source junction is larger than that in the drain junction. The holes trapped at the back-interface region increases the body potential so that the negative shift of C-V characteristic occurs.
The amount of all currents passing through a narrow channel in IGZO TFTs is lower than through a wide channel. In order to enhance the bias stability of IGZO TFTs, we developed a multiple-channel structure, which lessened the movement of carriers by sharing a wide channel into narrower channels with less degradation under high current operation as shown in Fig. 3 . The threshold voltage of the single-channel device shifted in the negative direction by À0.4 V with the deterioration of s-swing (from 0.31 V/dec to 0.50 V/dec); however, we found that the threshold voltage of the multiple-channel device shifted by only À0.1 V by inserting a spacing (6 lm) between the sub-channels. This means that the multiple-channel device could suppress the impact ionization near the drain junction under severe conditions, as compared with the single-channel device. In summary, we have investigated the stability of IGZO TFTs for various channel widths under the high-gate and drain bias stress. Negative shifts of threshold voltage with stress-induced hump effects were observed in TFT with wide channel widths (W > 100 lm), whereas the threshold voltage of TFT with narrow channel widths (W < 100 lm) shifted in a positive direction. This may be attributed to the holecharge accumulation and trappings into the back-interface region between the IGZO film and passivation layer. We have verified that the hole-trapping into back-interface region mainly occurred near the source junction by employing C-V measurement. We developed and fabricated a multiple-channel TFT without using additional processes in order to improve the reliability of IGZO TFTs. 
